View MR27V1641L-XXXMPZ03B_7351045.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

oki semiconducto r fedr27v1641l-02-h1 issue date: april 21, 2006 mr27v1641l 16m 1?bit serial production programmed rom (p2rom) 06oki-0909 1/17 general description the mr27v1641l is a 16 mbit production programmed read-only memory, which is configured as 16,777,216 word 1-bit. the mr27v1641l supports a simple read operation using a single 3.0v or 3.6v power supply and a serial peripheral inte rface (spi) compatible serial bus. the mr27v1641l have data programmed and have functions tested at oki factory. (using the dc pins for the programming function is not allowed ) features read operation - +3.0v or +3.6 v power supply - 16,777,216 1-bit - access time: 30mhz serial clock (fast-read) - 20mhz serial clock (read) - read identification instruction - active read current: 25 ma (fast-read) - 20 ma (read) - standby current : 50 a - serial clock input and data input/output - input data format : 1-byte command code, 3-byte address, 1-byte dummy (fast-read) 1-byte command code, 3-byte address (read) packages mr27v1641l-xxxmp - 16-pin plastic sop (p-sop16-375-1.27-k) - rohs compliant part number : please refer to page 17
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 2/17 pin configuration (top view) pin name functions under read operation #cs chip select si serial data input so serial data output sclk clock input v cc power supply voltage gnd ground dc don?t care ( 0v - vcc ) program power supply voltage vpp under programming operation nc non connection 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 sclk si nc nc nc nc gnd nc nc vcc nc dc nc nc #cs so under read operation
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 3/17 read command definition command read array (byte) note 1 st 03[h] 1 2 nd ad1 2 3 rd ad2 2 4 th ad3 2 action n byte read out until #cs goes high 3 note: 1. the 1 st command 03[h] is a read command 2. ad1 to ad3 are address input data 3. data output details of command and address are shown as follows. 1-byte command code read 0 0 0 0 0 0 1 1 3-byte address (0 to 3fff[h]) ad1: x x x a20 a19 a18 a17 a16 ad2: a15 a14 a13 a12 a11 a10 a9 a8 ad3: a7 a6 a5 a4 a3 a2 a1 a0 note: x: dummy bit
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 4/17 fast read command definition command read array (byte) note 1 st 0b[h] 1 2 nd ad1 2 3 rd ad2 2 4 th ad3 2 5 th x 3 action n byte read out until #cs goes high 4 note: 1. the 1 st command 0b[h] is a read command 2. ad1 to ad3 are address input data 3. x is a dummy cycle 4. data output details of command and address are shown as follows. 1-byte command code fast-read 0 0 0 0 1 0 1 1 3-byte address (0 to 3fff[h]) ad1: x x x a20 a19 a18 a17 a16 ad2: a15 a14 a13 a12 a11 a10 a9 a8 ad3: a7 a6 a5 a4 a3 a2 a1 a0 note: x: dummy bit
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 5/17 read identification command definition command read array (byte) note 1 st 9f[h] 1 action 3 byte read out 2 note: 1. the 1 st command 9f[h] is a read identification command 2. identification output details of command and address are shown as follows. 1-byte command code rdid 1 0 0 1 1 1 1 1 identification definition device identification manufacturer identification type capacity ae[h] 41[h] 13[h]
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 6/17 device operation 1. command ?03h? or ?0bh? makes this lsi become and keep active mode until next #cs high. 2. incorrect command makes this lsi become and keep standby mode until next #cs low. in standby mode, so pin is high-z. 3. at power-up, the device must not be selected (that is #cs must follow the voltage applied on vcc) until vcc reaches the operating value. command description 1. read array this command consists of the 4-byte code. the 1 st code is a command which decides if the device becomes standby or active mode. the 1 st code ?03h? activates the device. the 2 nd code to the 4 th code are address inputs. 2. fast read array this command consists of the 5-byte code. the 1 st code is a command which decides if the device becomes standby or active mode. the 1 st code ?0bh?activates the device. the 2 nd code to the 4 th code are address. the 5 th code is a dummy cycle. 3. identification read array this command consists of the 1-byte code. the 1 st code is a command which decides if the device becomes standby or active mode. the 1 st code ?9fh?activates the device. 4. standby when #cs is high, the device is put in standby mode at the next rising edge of sclk. maximum standby current is 50ua. when the above-mentioned 1 st code is incorrect command, the device is put in standby mode at the next rising edge of sclk. data sequence the data is serially sent out through so pin, synchronized with the falling edge of sclk. meanwhile input data is also serially read in through si pin, synchronized with the rising edge of sclk. the bit sequence for both input and output data are bit7 (msb) first, bit6, bit 5, ?, and bit0(lsb). address sequence the address assignment is described at the command definition on page 4.
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 7/17 absolute maximum ratings parameter symbol condition value unit storage temperature tstg ? ?55 to 125 c input voltage v i ?0.5 to v cc +0.5 v output voltage v o ?0.5 to v cc +0.5 v power supply voltage v cc relative to v ss ?0.5 to 5 v power dissipation per package p d ta = 25c 1.0 w output short circuit current i os ? 10 m recommended operating conditions parameter symbol condition min. typ. max. unit operating temperature under bias ta 0 ? 70 v cc power supply voltage v cc 3.0 ? 3.6 v input ?h? level v ih 2.4 ? v cc +0.5 ? v input ?l? level v il v cc = 3.0 to 3.6 v ?0.5 ?? ? 0.6 v voltage is relative to v ss . ? : vcc+1.5v(max.) when pulse width of positive overshoot is less than 10ns. ?? : -1.5v(min.) when pulse width of negative overshoot is less than 10ns. pin capacitance (v cc = 3.3 v, ta = 25c, f = 1 mhz) parameter symbol condition min. typ. max. unit input c in1 v i = 0 v ? ? 10 output c out v o = 0 v ? ? 10 dc c dc v i = 0 v ? ? 200 pf
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 8/17 electrical characteristics dc characteristics (v cc = 3.0 v to 3.6v, ta = 0 to 70c) parameter symbol condition min. typ. max. unit input leakage current i li v i = 0 to v cc ? ? 10 a output leakage current i lo v o = 0 to v cc ? ? 10 a i sb1 #cs = v cc ? ? 50 a v cc power supply current (standby) i sb2 #cs = v ih ? ? 1 m v cc power supply current (read) i cc1 #cs = v il f = 20mhz so=open ? ? 20 ma v cc power supply current (fast read) i cc1 f #cs = v il f = 30mhz so=open ? ? 25 ma input ?h? level v ih ? 2.4 ? v cc +0.5 ? v input ?l? level v il ? ?0.5 ?? ? 0.6 v output ?h? level v oh i oh = ?100 a 2.4 ? ? v output ?l? level v ol i ol = 500 a ? ? 0.4 v voltage is relative to v ss . ? : vcc+1.5v(max.) when pulse width of positive overshoot is less than 10ns. ?? : -1.5v(min.) when pulse width of negative overshoot is less than 10ns.
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 9/17 ac characteristics fast-read (v cc = 3.0 v to 3.6 v, ta = 0 to 70c) parameter symbol condition min. max. unit clock frequency t sclk ? ? 30 * mhz clock high time t skh ? 14 ? ns clock low time t skl ? 14 ? ns input signal rise time t r ? ? 3 ns input signal fall time t f ? ? 3 ns #cs lead clock time t csa ? 10 ? ns #cs setup time t cs ? 5 ? ns #cs lag clock time t csb ? 5 ? ns #cs hold time t ch ? 5 ? ns #cs high time t csh ? 80 ? ns si setup time t ds ? 2 ? ns si hold time t dh ? 10 ? ns access time t aa ? ? 14 ns so hold time t doh ? 0 ? ns so floating time t doz ? ? 15 ns *: fast-read instructions read (v cc = 3.0 v to 3.6 v, ta = 0 to 70c) parameter symbol condition min. max. unit clock frequency t sclk ? ? 20 ** mhz clock high time t skh ? 20 ? ns clock low time t skl ? 20 ? ns input signal rise time t r ? ? 3 ns input signal fall time t f ? ? 3 ns #cs lead clock time t csa ? 10 ? ns #cs setup time t cs ? 5 ? ns #cs lag clock time t csb ? 5 ? ns #cs hold time t ch ? 5 ? ns #cs high time t csh ? 80 ? ns si setup time t ds ? 2 ? ns si hold time t dh ? 10 ? ns access time t aa ? ? 14 ns so hold time t doh ? 0 ? ns so floating time t doz ? ? 15 ns **: read instructions measurement conditions input sign al level-------------------------------- vcc/0v input timing re ference level ------------------ 0.7vcc/ 0.3vcc output load -------------------------------------- 30 pf output timing reference level---------------- 0.5 vcc output 30 pf (including scope and jig)
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 10/17 timing chart (read cycle) incorrect command makes this lsi become and keep standby mode until next #cs rising edge. in standby mode, so pin is high-z. t doz t skh t skl t csa t r t f serial data input/output timing #cs so bit 7 bit 6 bit 0 bit 7 bit 0 t cyc t ds t dh t aa t doh si bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 si sclk #cs standby timing so hi - z 1 st byte = incorrect code bit 6 standby standby sclk si t csb t csh t cs t ch t r t f t f t r
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 11/17 note: 1. input data are latched at sclk-rising edge. 2. data-output starts at sclk-falling edge in bit0 of the byte. si bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 si sclk #cs read array timing waveform so hi - z 1 st byte command bit 7 bit 6 bit 5 bit 4 si bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 si sclk #cs so hi - z 1 st data output bit 1 bit 0 bit 7 bit 6 si bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 si sclk #cs so bit 3 bit 2 bit 1 bit 0 2 nd byte ad1 bit 3 bit 5 4 th byte ad3 1 st data output 2 nd data output bit 7 hi - z (n-1) th data output n th data output (n+1) th data output don?t care *note2 *note1
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 12/17 note: 1. input data are latched at sclk-rising edge. 2. data-output starts at sclk-falling edge in bit0 of the th byte. si bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 si sclk #cs so hi - z 1 st byte command bit 7 bit 6 bit 5 bit 4 si bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 si sclk #cs so hi - z 1 st data output bit 1 bit 0 bit 7 bit 6 si bit 3 bit 2 bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 si sclk #cs so bit 3 bit 2 bit 1 bit 0 2 nd byte ad1 bit 3 bit 5 5 th byte dummy 1 st data output 2 nd data output bit 7 hi - z (n-1) th data output n th data output (n+1) th data output don?t care *note2 *note1 fast read array timing waveform
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 13/17 note: 1. input data are latched at sclk-rising edge. 2. data-output starts at sclk-falling edge in bit0 of the 1 st byte. si bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 si sclk #cs so hi - z 1 st byte command si bit 1 bit 0 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 si sclk #cs so device identification bit 1 bit 0 bit15 bit14 bit13 manufacturer identification don?t care *note1 read identification timing waveform don?t care *note2 hi - z t csb
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 14/17 package dimensions index mark ? mirror finish 1 16 8 9 10.3 }0.2 10.32 }0.2 7.50 }0.10 0.705 typ. 1.27 0.42 +0.08/-0.07 8.53 typ. 2.50 }0.15 2.35 }0.2 0.15 }0.1 4 } 4 0.1 7 } 0 .05 0.25 0.88 }0.15 1.41 }0.2 0.8typ. 0.12 m 0.10 seating plane notes for mounting the surface mount type package the surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. therefore, before you perform reflow mounting, contact oki?s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). (unit: mm)
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 15/17 revision history page document no. date previous edition current edition description fedr27v1641l-02-h1 april 21, 2006 ? ? final edition 1
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 16/17 notice 1. the information contained herein can change without notice owing to product and/or technical improvements. before using the product, please make sure that the information being referred to is up-to-date. 2. the outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. when planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs. 3. when designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature. 4. oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alte ration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range. 5. neither indemnity against nor license of a third party?s industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. no responsibility is assumed by us for any infringement of a third party?s right which may result from the use thereof. 6. the products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equi pment, measurement equipment, consumer electronics, etc.). these products are not authorized for use in any sy stem or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems. 7. certain products in this document may need government approval before they can be exported to particular countries. the purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these. 8. no part of the contents contained herein may be reprinted or reproduced without our prior permission. copyright 2005 oki electric industry co., ltd.
fedr27v1641l-02-h1 oki semiconductor mr27v1641l / p2rom 06oki-0909 17/17 oki nvm code information mr xx x xxx xx x ? xxx xx zxxx mr : nvm product type 27 : single chip 26 : mcp power supply v : 3.0 to 3.6v t : 2.7 to 3.6v density (1 - 3 digits) 4 : 4 m 64 : 64m 8 : 8m 128 : 128m 16 : 16m 256 : 256m 32 : 32m mode (2 digits) 0 : standard mode 5 : page mode + 40 : mx interface spi 41 : st interface spi 66 : synchronous die generation customer code (2 - 3 digits) package type option na : loose z060 : tape&reel (r1) z080 : tape&reel (r3) z03a : rohs compliant (loose) z03b : rohs compliant (tape&reel, r1) z03d : rohs compliant (tape&reel, r3) z04a : high temp lead frame (loose) z04b : high temp lead frame (tape&reel, r1) z04d : high temp lead frame (tape&reel, r3) note : ? z ? will be deleted if p/n exceeds 20 digits ja : 42soj la : 48bga ma : 28sop 32sop 44sop mb: 70ssop mp : 40sop, 16sop ra : 42dip 32dip rp : 40dip 0 : mrom pin 1: x8 (32pin) 2: x8/x16(flash compatible) 3. x8/x16(oki original) 4: x16 5: x16/x32 ta : 32tsopi, 48tsop2 56tsopi, 70tsop2 86tsop2 tm : 50tsop2 tn : 48tsopi tp : 44tsop2 wa : chip

▲Up To Search▲

Price & Availability of MR27V1641L-XXXMPZ03B

	To Download MR27V1641L-XXXMPZ03B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .